EN0720:Digital Design Automation – System Verilog - IT Assignment Help

Download Solution Order New Solution
Assignment Task:

Task:

Objectives:
• To create SystemVerilog (SV) design source descriptions for the various component parts of a Monitoring System comprising an Analogue-to-Digital Converter, Asynchronous Serial Data Transmitter and Receiver along with a display.
• To incorporate an IP (Intellectual Property) module into the design using customisation and interfacing.
• To perform simulations of individual design modules using SV test-modules and the Vivado® Simulator.

• To perform simulations of the complete Monitoring System top-level module using a SV test-module and the Vivado® Simulator.

• Synthesise and Implement the Monitoring System, targeting a Field Programmable Gate Array development board (Artix-7 FPGA on Digilent® Basys3® development board).

• Demonstrate the operation of the FPGA implementation of the Monitoring System using the Basys3® development board by means of a so-called ‘hardwired loop-back’ test.
 

Learning Outcomes:
See Assignment Specification document: ‘EN0720_KD7020_assignment_2020_21_Specification_part1.docx’. Software and Hardware Resources:
• Xilinx Vivado ® FPGA/CPLD Design Suite. Available in labs E204/206 and as a free

download (Vivado HLS WebPACK Edition) from: http://www.xilinx.com/products/design- tools/vivado/vivado-webpack.html

• Digilent® Incorporated ‘Basys3’ Artix-7 FPGA Development Board. Reference Manual. Supporting Documentation (available on eLearning portal)
• Powerpoint presentation on Register Transfer Level Design using the SystemVerilog hardware description language. See document on eLearning: ‘RTL with SystemVerilog 2016.pdf’.

 

This EN0720: IT Assignment has been solved by our IT  Experts at My Uni Paper. Our Assignment Writing Experts are efficient to provide a fresh solution to this question. We are serving more than 10000+ Students in Australia, UK & US by helping them to score HD in their academics.Our Experts are well trained to follow all marking rubrics & referencing style.

Be it a used or new solution, the quality of the work submitted by our assignment experts remains unhampered. You may continue to expect the same or even better quality with the used and new assignment solution files respectively. There’s one thing to be noticed that you could choose one between the two and acquire an HD either way. You could choose a new assignment solution file to get yourself an exclusive, plagiarism (with free Turnitin file), expert quality assignment or order an old solution file that was considered worthy of the highest distinction.

Get It Done! Today

Country
Applicable Time Zone is AEST [Sydney, NSW] (GMT+11)
+

Every Assignment. Every Solution. Instantly. Deadline Ahead? Grab Your Sample Now.